package org.shalicon.chip
package utils

import chisel3._

trait GlobalConfig {
  val VADDR_WIDTH = 64.W
  val INST_WIDTH = 32.W
  val XLEN = 64.W
}
